Low-ohmic single-pole single-throw analog switch

Rev. 1 — 28 October 2013

Product data sheet

1. General description

The NX3L1G66-Q100 is a low-ohmic single-pole single-throw analog switch. It has two input/output terminals (Y and Z) and an active HIGH enable input pin (E). When E is LOW, the analog switch is turned off.

Schmitt trigger action at the enable input (E) makes the circuit tolerant to slower input rise and fall times. The NX3L1G66-Q100 allows signals with amplitude up to V_{CC} to be transmitted from Y to Z; or from Z to Y. Its low ON resistance (0.5Ω) and flatness (0.13Ω) ensures minimal attenuation and distortion of transmitted signals.

This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits

- Automotive product qualification in accordance with AEC-Q100 (Grade 1)
 Specified from -40 °C to +85 °C and from -40 °C to +125 °C
- Wide supply voltage range from 1.4 V to 4.3 V
- Very low ON resistance (peak):
 - 1.6 Ω (typical) at V_{CC} = 1.4 V
 - 1.0 Ω (typical) at V_{CC} = 1.65 V
 - 0.55 Ω (typical) at V_{CC} = 2.3 V
 - 0.50 Ω (typical) at V_{CC} = 2.7 V
 - 0.50 Ω (typical) at V_{CC} = 4.3 V
- High noise immunity
- ESD protection:
 - MIL-STD-883, method 3015 Class 3A exceeds 7500 V
 - HBM JESD22-A114F Class 3A exceeds 7500 V
 - MM JESD22-A115-A exceeds 200 V (C = 200 pF, R = 0 Ω)
 - CDM AEC-Q100-011 revision B exceeds 1000 V
 - IEC61000-4-2 contact discharge exceeds 4000 V for switch ports
- CMOS low-power consumption
- Latch-up performance exceeds 100 mA per JESD 78 Class II Level A
- Direct interface with TTL levels at 3.0 V
- Control input accepts voltages above supply voltage
- High current handling capability (350 mA continuous current under 3.3 V supply)



Applications 3.

- Cell phone
- PDA
- Portable media player

Ordering information 4.

Table 1. **Ordering information**

Type number	Package						
	Temperature range	Name	Description	Version			
NX3L1G66GW-Q100	–40 °C to +125 °C	TSSOP5	plastic thin shrink small outline package; 5 leads; body width 1.25 mm	SOT353-1			

Marking 5.

Marking codes^[1] Table 2.

Type number	Marking code
NX3L1G66GW-Q100	DL


[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.

Functional diagram 6.



Pinning information 7.

7.1 Pinning



7.2 Pin description

Table 3.	Pin description	
Symbol	Pin	Description
Y	1	independent input or output
Z	2	independent output or input
GND	3	ground (0 V)
E	4	enable input (active HIGH)
n.c.	-	not connected
V _{CC}	5	supply voltage

8. Functional description

Table 4.	Function table ^[1]	
Input E	Swi	tch
L	OFF	-state
Н	ON-	state

[1] H = HIGH voltage level; L = LOW voltage level.

9. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

SymbolParameterConditionsMinMax V_{CC} supply voltage-0.5+4.6 V_{I} input voltageenable input E11-0.5+4.6 V_{SW} switch voltage12-0.5V_{CC} + V_{SW} switch voltage12-0.5V_{CC} + I_{IK} input clamping current $V_{I} < -0.5$ V or $V_{I} > V_{CC} + 0.5$ V-50- I_{SK} switch clamping current $V_{I} < -0.5$ V or $V_{I} > V_{CC} + 0.5$ V-±50 I_{SW} switch current $V_{SW} > -0.5$ V or $V_{SW} < V_{CC} + 0.5$ V; source or sink current-±350 $V_{SW} > -0.5$ V or $V_{SW} < V_{CC} + 0.5$ V; pulsed at 1 ms duration, < 10 % duty cycle; peak current-±500 T_{stg} storage temperature-65+150 P_{tot} total power dissipation $T_{amb} = -40$ °C to +125 °C13-250						-
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	nbol	Parameter	Conditions	Min	Max	Unit
V_{SW} switch voltage[2] -0.5 V_{CC} + I_{IK} input clamping current $V_I < -0.5$ V -50 -50 I_{SK} switch clamping current $V_I < -0.5$ V or $V_I > V_{CC} + 0.5$ V $ \pm 50$ I_{SW} switch current $V_{SW} > -0.5$ V or $V_{SW} < V_{CC} + 0.5$ V; source or sink current $ \pm 350$ $V_{SW} > -0.5$ V or $V_{SW} < V_{CC} + 0.5$ V; pulsed at 1 ms duration, < 10 % duty cycle; peak current $ \pm 500$ T_{stg} storage temperature -65 +150	>	supply voltage		-0.5	+4.6	V
$\begin{tabular}{ c c c c c } \hline I_{IK} & input clamping current & V_{I} < -0.5 \ V & -50 & -50 & -50 \\ \hline I_{SK} & switch clamping current & V_{I} < -0.5 \ V \ or \ V_{I} > V_{CC} + 0.5 \ V & -50 & -50 \\ \hline I_{SW} & switch current & V_{SW} > -0.5 \ V \ or \ V_{SW} < V_{CC} + 0.5 \ V; & -50 & \pm350 \\ \hline V_{SW} > -0.5 \ V \ or \ V_{SW} < V_{CC} + 0.5 \ V; & -50 & \pm350 \\ \hline V_{SW} > -0.5 \ V \ or \ V_{SW} < V_{CC} + 0.5 \ V; & -50 & \pm350 \\ \hline V_{SW} > -0.5 \ V \ or \ V_{SW} < V_{CC} + 0.5 \ V; & -50 & \pm350 \\ \hline V_{SW} > -0.5 \ V \ or \ V_{SW} < V_{CC} + 0.5 \ V; & -50 & \pm500 \\ \hline V_{SW} > -0.5 \ V \ or \ V_{SW} < V_{CC} + 0.5 \ V; & -65 & \pm500 \\ \hline V_{SW} > -0.5 \ V \ or \ V_{SW} < V_{CC} + 0.5 \ V; & -65 & \pm500 \\ \hline V_{SW} > -0.5 \ V \ or \ V_{SW} < V_{CC} + 0.5 \ V; & -65 & \pm500 \\ \hline V_{SW} > -0.5 \ V \ or \ V_{SW} < V_{CC} + 0.5 \ V; & -65 & \pm500 \\ \hline V_{SW} > -0.5 \ V \ or \ V_{SW} < V_{CC} + 0.5 \ V; & -65 & \pm500 \\ \hline V_{SW} > -0.5 \ V \ or \ V_{SW} < V_{CC} + 0.5 \ V; & -65 & \pm500 \\ \hline V_{SW} > -0.5 \ V \ or \ V_{SW} > -0.5 \ V \ or \ V_{SW} < 0.5 \ V; & -65 & \pm150 \\ \hline V_{SW} > -0.5 \ V \ or \ V_{SW} > 0.5 \ V; & -65 & \pm150 \\ \hline V_{SW} > -0.5 \ V \ or \ V_{SW} > 0.5 \ V; & -65 & \pm150 \\ \hline V_{SW} > -0.5 \ V \ Or \ V_{SW} > 0.5 \ V; & -65 & \pm150 \\ \hline V_{SW} > 0.5 \ V \ Or \ V_{SW} > 0.5 \ V; & -65 & \pm150 \\ \hline V_{SW} > 0.5 \ V \ Or \ V_{SW} > 0.5 \ V; & -65 & \pm150 \\ \hline V_{SW} > 0.5 \ V \ Or \ V_{SW} > 0.5 \ V; & -65 & \pm150 \\ \hline V_{SW} > 0.5 \ V \ V_{SW} > 0.5 \ V; & -65 & \pm150 \\ \hline V_{SW} > 0.5 \ V \ V_{SW} > 0.5 \ V \ V_{SW} > 0.5 \ V; & -65 & \pm150 \\ \hline V_{SW} > 0.5 \ V \ V_{SW} > 0.$		input voltage	enable input E	<u>[1]</u> –0.5	+4.6	V
$ I_{SK} \qquad \text{switch clamping current} V_{I} < -0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V} \qquad - \pm 50 \\ \\ I_{SW} \qquad \text{switch current} \qquad V_{SW} > -0.5 \text{ V or } V_{SW} < V_{CC} + 0.5 \text{ V}; \\ source or sink current \qquad V_{SW} > -0.5 \text{ V or } V_{SW} < V_{CC} + 0.5 \text{ V}; \\ v_{SW} > -0.5 \text{ V or } V_{SW} < V_{CC} + 0.5 \text{ V}; \\ pulsed at 1 \text{ ms duration, < 10 % duty cycle; } \\ peak current \qquad -65 \qquad +150 \\ $	V	switch voltage		<u>[2]</u> –0.5	V _{CC} + 0.	5 V
$I_{SW} \qquad switch current \qquad V_{SW} > -0.5 V \text{ or } V_{SW} < V_{CC} + 0.5 V; \qquad - \pm 350$ $source \text{ or sink current} \qquad V_{SW} > -0.5 V \text{ or } V_{SW} < V_{CC} + 0.5 V; \qquad - \pm 500$ $pulsed at 1 \text{ ms duration, < 10 % duty cycle; } \qquad - \pm 500$ $T_{stg} \qquad storage temperature \qquad -65 \qquad +150$		input clamping current	$V_{l} < -0.5 V$	-50	-	mA
$source or sink current \\ V_{SW} > -0.5 V \text{ or } V_{SW} < V_{CC} + 0.5 V; \\ pulsed at 1 \text{ ms duration, < 10 % duty cycle;} \\ peak current \\ T_{stg} \qquad storage temperature \qquad -65 \qquad +150$		switch clamping current	$V_{\rm I}$ < –0.5 V or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V	-	±50	mA
pulsed at 1 ms duration, < 10 % duty cycle; peak currentTstgstorage temperature-65+150		switch current		-	±350	mA
			pulsed at 1 ms duration, < 10 % duty cycle;	-	±500	mA
P_{tot} total power dissipation $T_{amb} = -40 \text{ °C to } +125 \text{ °C}$ [3] - 250		storage temperature		-65	+150	°C
		total power dissipation	$T_{amb} = -40 \text{ °C to } +125 \text{ °C}$	[3] _	250	mW

[1] The minimum input voltage rating may be exceeded if the input current rating is observed.

[2] The minimum and maximum switch voltage ratings may be exceeded if the switch clamping current rating is observed but may not exceed 4.6 V.

[3] For TSSOP5 package: above 87.5 °C the value of Ptot derates linearly with 4.0 mW/K.

10. Recommended operating conditions

Table 6.	Recommended operating con	ditions			
Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		1.4	4.3	V
VI	input voltage	enable input E	0	4.3	V
V _{SW}	switch voltage		<u>[1]</u> 0	V_{CC}	V
T _{amb}	ambient temperature		-40	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	V_{CC} = 1.4 V to 4.3 V	[2] _	200	ns/V

[1] To avoid sinking GND current from terminal Z when switch current flows in terminal Y, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal Z, no GND current flows from terminal Y. In this case, there is no limit for the voltage drop across the switch.

[2] Applies to control signal levels.

11. Static characteristics

Table 7.Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground 0 V).

Symbol	Parameter	Conditions	T _{ar}	_{nb} = 25	S°C	T _{amb} = ·	–40 °C to	+125 °C	Unit
				Тур	Max	Min	Max (85 °C)	Max (125 °C)	
V _{IH}	HIGH-level	V _{CC} = 1.4 V to 1.95 V	0.65V _{CC}	-	-	$0.65V_{CC}$	-	-	V
	input voltage	V_{CC} = 2.3 V to 2.7 V	1.7	-	-	1.7	-	-	V
		V_{CC} = 2.7 V to 3.6 V	2.0	-	-	2.0	-	-	V
		$V_{CC} = 3.6 \text{ V to } 4.3 \text{ V}$	$0.7V_{CC}$	-	-	$0.7V_{CC}$	-	-	V
V _{IL}	LOW-level	V _{CC} = 1.4 V to 1.95 V	-	-	$0.35V_{CC}$	-	$0.35V_{CC}$	$0.35V_{CC}$	V
	input voltage	V_{CC} = 2.3 V to 2.7 V	-	-	0.7	-	0.7	0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	-	-	0.8	-	0.8	0.8	V
		V_{CC} = 3.6 V to 4.3 V	-	-	$0.3V_{CC}$	-	$0.3V_{CC}$	$0.3V_{CC}$	V
I	input leakage current	enable input E; V _I = GND to 4.3 V; V _{CC} = 1.4 V to 4.3 V	-	-	-	-	±0.5	±1	μA
I _{S(OFF)}	OFF-state	Y port; see Figure 4							
	leakage	V_{CC} = 1.4 V to 3.6 V	-	-	±5	-	±50	±500	nA
	current	V_{CC} = 3.6 V to 4.3 V	-	-	±10	-	±50	±500	nA
I _{S(ON)}	ON-state	Z port; see Figure 5							
	leakage	V_{CC} = 1.4 V to 3.6 V	-	-	±5	-	±50	±500	nA
	current	V_{CC} = 3.6 V to 4.3 V	-	-	±10	-	±50	±500	nA
I _{CC}	supply current	$V_I = V_{CC}$ or GND; $V_{SW} = GND$ or V_{CC}							
		$V_{CC} = 3.6 V$	-	-	100	-	690	6000	nA
		V _{CC} = 4.3 V	-	-	150	-	800	7000	nA


Low-ohmic single-pole single-throw analog switch

Table 7. Static characteristics ... continued

At recommended operating conditions; voltages are referenced to GND (ground 0 V).

Symbol	Parameter Conditions		T _{amb} = 25 °C			T _{amb} =	Unit		
			Min	Тур	Мах	Min	Max (85 °C)	Max (125 °C)	
CI	input capacitance		-	1.0	-	-	-	-	pF
$C_{S(OFF)}$	OFF-state capacitance		-	35	-	-	-	-	pF
$C_{S(ON)}$	ON-state capacitance		-	110	-	-	-	-	pF

11.1 Test circuits



11.2 ON resistance

Table 8.ON resistance

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for graphs see Figure 7 to Figure 13.

Symbol	Parameter	Conditions	Tamb =	–40 °C to	+85 °C	$T_{amb} = -40^{\circ}$	C to +125 °C	Unit
2			Min	Typ <mark>[1]</mark>	Мах	Min	Max	-
R _{ON(peak)}	ON resistance (peak)	$V_I = GND$ to V_{CC} ; $I_{SW} = 100 \text{ mA}$; see <u>Figure 6</u>						
		$V_{CC} = 1.4 V$	-	1.6	3.7	-	4.1	Ω
		$V_{CC} = 1.65 V$	-	1.0	1.6	-	1.7	Ω
		$V_{CC} = 2.3 V$	-	0.55	0.8	-	0.9	Ω
		$V_{CC} = 2.7 V$	-	0.5	0.75	-	0.9	Ω
		$V_{CC} = 4.3 V$	-	0.5	0.75	-	0.9	Ω


Table 8. ON resistance ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for graphs see Figure 7 to Figure 13.

Symbol	Parameter	Conditions	T _{amb} =	–40 °C to	• +85 °C	T _{amb} = -40 °	Unit	
			Min	Typ <mark>[1]</mark>	Max	Min	Max	
R _{ON(flat)}	ON resistance (flatness)	$V_I = GND \text{ to } V_{CC};$ $I_{SW} = 100 \text{ mA}$						
		V _{CC} = 1.4 V	-	1.0	3.3	-	3.6	Ω
		V _{CC} = 1.65 V	-	0.5	1.2	-	1.3	Ω
		$V_{CC} = 2.3 V$	-	0.15	0.3	-	0.35	Ω
		$V_{CC} = 2.7 V$	-	0.13	0.3	-	0.35	Ω
		$V_{CC} = 4.3 V$	-	0.2	0.4	-	0.45	Ω

[1] Typical values are measured at $T_{amb} = 25 \text{ °C}$.


[2] Flatness is defined as the difference between the maximum and minimum value of ON resistance measured at identical V_{CC} and temperature.




11.3 ON resistance test circuit and graphs

NX3L1G66_Q100

Low-ohmic single-pole single-throw analog switch



Low-ohmic single-pole single-throw analog switch



12. Dynamic characteristics

Table 9. Dynamic characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); for load circuit, see Figure 15.

Symbol	Parameter	Conditions	Ta	_{mb} = 25	°C	T _{amb} = -	–40 °C to	+125 °C	Unit
			Min	Тур <mark>[1]</mark>	Мах	Min	Max (85 °C)	Max (125 °C)	
t _{en}	enable time	E to Z or Y; see Figure 14							
		V_{CC} = 1.4 V to 1.6 V	-	27	41	-	43	48	ns
		V_{CC} = 1.65 V to 1.95 V	-	22	33	-	34	36	ns
		V_{CC} = 2.3 V to 2.7 V	-	17	26	-	27	30	ns
		V_{CC} = 2.7 V to 3.6 V	-	14	23	-	24	26	ns
		V_{CC} = 3.6 V to 4.3 V	-	14	23	-	24	26	ns
t _{dis}	disable time	E to Z or Y; see Figure 14							
		$V_{CC} = 1.4 \text{ V} \text{ to } 1.6 \text{ V}$	-	9	18	-	19	21	ns
		V_{CC} = 1.65 V to 1.95 V	-	7	13	-	15	16	ns
		V_{CC} = 2.3 V to 2.7 V	-	4	8	-	9	10	ns
		$V_{CC} = 2.7 V \text{ to } 3.6 V$	-	4	8	-	8	9	ns
		$V_{CC} = 3.6 V \text{ to } 4.3 V$	-	4	8	-	8	9	ns

[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.5 V, 1.8 V, 2.5 V, 3.3 V and 4.3 V respectively.

Low-ohmic single-pole single-throw analog switch

12.1 Waveform and test circuits




Table 10. Measurement points

Supply voltage	Input	Output
V _{CC}	V _M	V _X
1.4 V to 4.3 V	0.5V _{CC}	0.9V _{OH}




Table 11. Test data

Supply voltage	Input		Load	
V _{cc}	VI	t _r , t _f	CL	R _L
1.4 V to 4.3 V	V _{CC}	\leq 2.5 ns	35 pF	50 Ω

12.2 Additional dynamic characteristics

Table 12. Additional dynamic characteristics


At recommended operating conditions; voltages are referenced to GND (ground = 0 V); $V_I = GND$ or V_{CC} (unless otherwise specified); $t_r = t_f \le 2.5$ ns.

Symbol P	Parameter	Conditions	T _{amb} = 25 °C			Unit	
				Min	Тур	Max	
THD total harmonic distortion		$f_i = 20$ Hz to 20 kHz; $R_L = 32 \Omega$; see Figure 16	<u>[1]</u>				
	distortion	V _{CC} = 1.4 V; V _I = 1 V (p-p)		-	0.15	-	%
		V _{CC} = 1.65 V; V _I = 1.2 V (p-p)		-	0.10	-	%
		V _{CC} = 2.3 V; V _I = 1.5 V (p-p)		-	0.02	-	%
		$V_{CC} = 2.7 \text{ V}; \text{ V}_{I} = 2 \text{ V} (p-p)$		-	0.02	-	%
		V _{CC} = 4.3 V; V _I = 2 V (p-p)		-	0.02	-	%
f _(-3dB) -3 dB frequency response	$R_L = 50 \Omega$; see <u>Figure 17</u>	<u>[1]</u>					
	response	$V_{CC} = 1.4 \text{ V to } 4.3 \text{ V}$		-	60	-	MHz
α_{iso} isolation (OFF-state)	isolation (OFF-state)	$f_i = 100 \text{ kHz}; R_L = 50 \Omega; \text{ see } \frac{\text{Figure 18}}{100 \text{ kHz}}$	<u>[1]</u>				
		$V_{CC} = 1.4 \text{ V to } 4.3 \text{ V}$		-	-90	-	dB
V _{ct} crosstalk voltage	crosstalk voltage	between digital inputs and switch; $f_i = 1 \text{ MHz}$; $C_L = 50 \text{ pF}$; $R_L = 50 \Omega$; see Figure 19					
		$V_{CC} = 1.4 \text{ V to } 3.6 \text{ V}$		-	0.2	-	V
	$V_{CC} = 3.6 V \text{ to } 4.3 V$		-	0.2	-	V	
Q _{inj} charge injection	$f_i = 1 \text{ MHz}; C_L = 0.1 \text{ nF}; R_L = 1 \text{ M}\Omega; V_{gen} = 0 \text{ V}; R_{gen} = 0 \Omega; \text{ see } \frac{\text{Figure } 20}{2}$						
		$V_{CC} = 1.5 V$		-	3	-	рС
		V _{CC} = 1.8 V		-	3	-	рС
		$V_{CC} = 2.5 V$		-	3	-	рС
		$V_{CC} = 3.3 V$		-	3	-	рС
		$V_{CC} = 4.3 V$		-	6	-	рС

[1] f_i is biased at 0.5V_{CC}.

Low-ohmic single-pole single-throw analog switch

12.3 Test circuits









Fig 17. Test circuit for measuring the frequency response when channel is in ON-state



Low-ohmic single-pole single-throw analog switch



Low-ohmic single-pole single-throw analog switch



Low-ohmic single-pole single-throw analog switch

13. Package outline




Fig 21. Package outline SOT353-1 (TSSOP5)

NX3L1G66_Q100

14. Abbreviations

Acronym	Description
CDM	Charged-Device Model
CMOS	Complementary Metal-Oxide Semiconductor
ESD	ElectroStatic Discharge
HBM	Human Body Model
MIL	Military
MM	Machine Model
PDA	Personal Digital Assistant
TTL	Transistor-Transistor Logic

15. Revision history

Table 14. Revision history				
Document ID	Release date	Data sheet status	Change notice	Supersedes
NX3L1G66_Q100 v.1	20131028	Product data sheet	-	-

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

16.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

NX3L1G66_Q100

All information provided in this document is subject to legal disclaimers.

Low-ohmic single-pole single-throw analog switch

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Low-ohmic single-pole single-throw analog switch

18. Contents

1	General description 1
2	Features and benefits 1
3	Applications
4	Ordering information 2
5	Marking 2
6	Functional diagram 2
7	Pinning information 2
7.1	Pinning 2
7.2	Pin description 3
8	Functional description 3
9	Limiting values 3
10	Recommended operating conditions 4
11	Static characteristics 4
11.1	Test circuits 5
11.2	ON resistance 5
11.3	ON resistance test circuit and graphs 6
12	Dynamic characteristics 8
12.1	Waveform and test circuits 9
12.2	Additional dynamic characteristics 10
12.3	Test circuits 11
13	Package outline 14
14	Abbreviations 15
15	Revision history 15
16	Legal information 16
16.1	Data sheet status 16
16.2	Definitions 16
16.3	Disclaimers
16.4	Trademarks 17
17	Contact information 17
18	Contents 18

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 28 October 2013 Document identifier: NX3L1G66_Q100

All rights reserved.